Introduction
Leakage reduction is crucial for MIM capacitors for future DRAM nodes. In previous investigations we showed that increasing the Sr-content would result in leakage reduction of SrTiO 3 (STO) films deposited on TiN [1] . In this work we demonstrate for thin (10nm) stoichiometric SrTiO 3 films that the leakage properties can be significantly lowered (while keeping high capacitance densities) by using stacking approaches such as seed layer (thin STO layer crystallized before the "bulk" STO deposition) and multistack STO/GdAlO 3 /STO (Fig. 1 ).
Sample fabrication and physical analysis
SrTiO 3 layers were deposited by atomic layer deposition (ALD) in a cross-flow ASM Pulsar® 3000 reactor, at reactor temperatures of 250°C [2] . The precursors were Sr(t-Bu 3 Cp) 2 , H 2 O, and Ti(OCH 3 ) 4 [2, 3] . Stoichiometric STO films in the 10-20nm range were grown on TiN with good thickness and composition control over 300mm wafers [2] . Careful characterization of the SrTiO 3 crystallization behavior was achieved for the different stacks by in-situ XRD during ramp anneals in He (Fig. 2) . At low temperature, SrTiO 3 peaks are observed only when a seed layer approach was used. This indicates that the seed was crystalline after anneal at 700°C in N 2 as confirmed in Fig.3a . The use of that crystalline seed helps to drastically lower the crystallization temperature of the "bulk" SrTiO 3 to ~420°C (T cryst~5 20°C for STO directly deposited on TiN) as shown on Fig.2 and Fig.3b . On the other hand, insertion of 1nm GdAlO 3 (deposited by ALD at 250°C) between two 7nm SrTiO 3 layers slightly increases the crystallization temperature of SrTiO 3 . At high temperature, all films/stacks crystallized into the high-k perovskite SrTiO 3 phase. Those results imply two consequences regarding the crystallization anneal of the layers: (1) the low T cryst obtained for the seed layer approach makes it possible to use crystallization anneals in O 2 even with TiN bottom electrodes. (2) Only N 2 anneals can be considered for crystallization of STO/GdAlO 3 /STO stacks to avoid any damage (oxidation, roughening…) of the TiN bottom electrode. Nevertheless, considering the relatively high temperature (~600°C) required for crystallization of STO/GdAlO 3 /STO stacks, one has to make sure that no major intermixing occurs between the constituting elements of the stack. Fig.4 shows time-of-flight secondary ion mass spectroscopy (TOF-SIMS) profiles of STO(15nm)/GdAlO 3 (15nm)/Si stacks as deposited and after RTA at 600°C in N 2 . The good overlap between both profiles indicates no significant intermixing between the two layers is induced by annealing. The slight shift of the Al signal into the SrTiO 3 layer after anneal would suggest a very limited (if any) diffusion of Al in SrTiO 3 . The good stability of the STO/GdAlO 3 bilayer was confirmed by x-ray reflectometry (XRR) measurements which show that the crystallization anneal has very little impact on the density of the GdAlO 3 layer (Tab.1). The higher density observed for SrTiO 3 is due to the crystallization.
Electrical evaluation
The electrical properties of the various stacks of interest (SrTiO 3 total thickness ~10nm) are presented in the following section. Based on the in-situ XRD results, SrTiO 3 films directly deposited on TiN (no seed) and STO/GdAlO 3 /STO stacks were annealed at 600°C in N 2 while SrTiO 3 with seed approach were annealed at 450°C in O 2 (the seed anneal was done at 700°C in N 2 ). Pt top electrodes were deposited after crystallization anneal. 6 for the studied stacks. Relatively high dielectric constants could be extracted from the linear slope C vs. size (K~66 for SrTiO 3 directly on TiN; K~51 for SrTiO 3 with seed layer; K~42 for STO/GdAlO 3 /STO) and combined with low conductance. The influence of the stacking approaches on the leakage properties of 10nm SrTiO 3 based capacitors with TiN bottom electrode is depicted in Fig.7 . Clearly, using a seed layer or a multistack approach leads to significant reduction in leakage; the IV curve being quite symetric. Jg as low as 1.7×10 -7 A/cm 2 (2.8×10 -7 A/cm 2 and 6.2×10 -7 A/cm 2 ) were obtained at ±0.8V when using the seed layer (STO/GdAlO 3 /STO multistack) approach.
Conclusion
Stacking approaches (i.e. seed layer and multistack STO/GdAlO 3 /STO) were compared to standard deposition of stoichiometric SrTiO 3 directly on TiN. Optimized stacks are proven to be efficient for leakage reduction while keeping high dielectric performances even for thin layers (~10nm). The seed layer approach presents the advantage of lowering the crystallization T of the bulk SrTiO 3 making possible the use of O 2 crystallization anneal when using non-noble metal electrodes like TiN. This leads to excellent leakage densities (1.7×10 -7 A/cm 2 at ±0.8V) and high capacitance properties (C density~4 5fF/μm 2 ). Such stacking approaches are of high interest in view of leakage reductions for next DRAM MIMCAP nodes. Fig.7: I-V curves of crystalline 10nm SrTiO 3 stacks deposited on TiN (top electrode is Pt). The step delay time was 550ms. Strong leakage reduction is observed when using a stack approach (seed or multilayer).
